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ABSTRACT 
Understanding energy dissipation and transport in nanoscale structures is of great importance for the design of 
energy-efficient circuits and energy-conversion systems. This is also a rich domain for fundamental discoveries 
at the intersection of electron, lattice (phonon) and optical (photon) interactions. This review presents recent 
progress in understanding and manipulation of energy dissipation and transport in nanoscale solid-state struc-
tures. First, the landscape of power usage from nanoscale transistors (~10-8 W) to massive data centers (~109 W) 
is surveyed. Then, focus is given to energy dissipation in nanoscale circuits, silicon transistors, carbon nano-
structures, and semiconductor nanowires. Concepts of steady-state and transient thermal transport are also re-
viewed in the context of nanoscale devices with sub-nanosecond switching times. Finally, recent directions re-
garding energy transport are reviewed, including electrical and thermal conductivity of nanostructures, thermal 
rectification, and the role of ubiquitous material interfaces. 
 
1. Introduction 
 Some of the greatest challenges of modern society are related to energy consumption, dissipation and 
waste. Among these, present and future technologies based on nanoscale materials and devices hold great poten-
tial for improved energy consumption, conversion, or harvesting. A prominent example is that of integrated 
electronics, where power dissipation issues have recently become one of its greatest challenges. Power dissipa-
tion limits the performance of electronics from mobile devices (~10-3 W) to massive data centers (~109 W), all 
primarily based on silicon micro/nanotechnology. Put together, the energy use of the United States information 
technology (IT) infrastructure is currently in excess of 20 GW, or 5-10% of our national electricity budget, with 
an approximate breakdown as shown in Figs. 1c and 1d [1]. Importantly, the figures for data center energy con-
sumption have doubled in the past five years, with waste heat requiring drastic cooling solutions (Fig. 1c). Such 
challenges are also evident at the individual microprocessor (CPU) level, where the race to increase operating 
frequency beyond a few GHz recently stopped when typical dissipated power reached 100 W/cm2 (Fig. 1b), an 
order of magnitude higher than a typical hot plate [2]. Such electronic power and thermal challenges have nega-
tive impacts from massive database servers to new applications like wearable devices, medical instrumentation, 
or portable electronics. In the latter situations, a basic trade-off is one between the available functionality and 
the need to carry heavy batteries to power it.  
 Despite tremendous progress over the past three decades, modern silicon transistors are still over three or-
ders of magnitude (>1000×) more energy inefficient than fundamental physical limits, as shown in Fig. 1a. 
These limits have been estimated as approximately 3kBT ≈ 10-20 J at room temperature for a binary switch with a 
single electron and energy level separation kBT, where kB is the Boltzmann constant and T is the absolute tem-
perature [3]. In the average modern microprocessor the dissipated power is due, in approximately equal parts, to 
both leakage (or “sleep”) power and active (dynamic) switching power [4], as detailed in Section 2. Power dis-
sipation is compounded at the system level, where each CPU Watt demands approximately 1.5x more for the 
supply, PC board, and case cooling [1]. Such power (mis)use is even more evident in systems built on otherwise 
power-efficient processors, e.g. in the case of the Intel Atom N270 (2.5 W power use) which is typically paired 
up with the Intel 945GSE chipset (11.8 W power use) [5]. At the other extreme, data centers require 50-100% 
additional energy for cooling (Fig. 1c), which is now the most important factor limiting their performance, not 
the hardware itself. 
 If present growth trends are maintained, data center and overall electronics power use could reach one third 
of total US consumption by 2025 [1]. Worldwide, the growth trends could be even steeper, given that technolo-
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gically developed regions such 
as the US, Western Europe and 
Japan currently account for 58 
percent of the world’s comput-
ers, but only 15 percent of the 
world population. [6]. Such 
energy challenges for the elec-
tronics infrastructure stem not 
only from the power supply side 
which call for new energy 
sources, efficient batteries, or 
thermoelectrics, but also from 
the demand side, i.e. the need for 
more energy-efficient computing 
devices. To put it in financial 
terms, data centers consumed 
more than 7 GW or $4.5 billion 
in 2006 (Fig. 1c) [1]. The esti-
mated 108 million PCs in offices 
across the US had an annual 
energy cost of $4.2 billion in 
2008 [6]. More troubling, the 
amount of equivalent CO2 emis-
sions generated is approximately 
equivalent to that of 5 million 
cars, comparable to the entire 
state of Maryland. 
 In fact, such estimates are 
likely to be conservative, miss-
ing the power consumed by 
home PCs, routers, networks, 
and the Internet backbone where 
detailed studies are not available (however, a thought-provoking study of energy consumption by e-mail SPAM 
has recently been made [8]). Nevertheless, the overall negative impact of these trends (to predicted 2025 levels) 
on energy supplies, budgets, and the environment in terms of equivalent CO2 emissions is staggering. Thus, 
breakthroughs in our understanding and improvement of energy efficiency in nanoelectronics will also have a 
global effect, impacting the entire structure of modern society. 
 On a broader scale, just over half the man-made energy in the world is wasted as heat (1013 W), from power 
plants and factories, to car engines and the power bricks on our laptops. Efficiently reclaiming even a small per-
centage of such wasted heat would itself nearly satisfy the electricity needs of our planet [7]. The fundamental 
issues at hand are, in fact, a two-sided problem: On one side, there is a significant need for low-energy compu-
ting devices, which is perhaps the biggest challenge in micro/nanoelectronics today. On the other side lies the 
challenge of waste heat dissipation, guiding, or conversion into useful electricity. 
 This review discusses several aspects of the above, from the nanoscale circuits, device and materials pers-
pective, as follows: Section 2 examines energy dissipation and optimization in nanoscale circuits, with focus on 
leakage vs. active power in nanoscale technologies. Section 3 presents energy dissipation in nanoscale devices 
(e.g. silicon transistors) from the diffusive to the ballistic regime. Section 4 reviews concepts of steady-state and 
transient thermal transport in the context of nanoscale devices with sub-nanosecond switching times. Finally, 
recent directions regarding energy transport are reviewed, including electrical and thermal conductivity of car-
bon nanostructures and nanowires (Section 5), thermal rectification (Section 6), and the role of ubiquitous ma-
terial interfaces (Section 7). 
 
Fig. 1. Energy and power dissipation from transistor, to CPU, to data center. (a) 
Switching energy of modern silicon transistors is still over 1000x higher than fun-
damental physical limits, but on a trend toward them [3]. (b) Near-exponential in-
crease of CPU power density in recent decades has flattened with the introduction 
of multi-core CPUs; by comparison, the power density on the surface of the sun is 
approximately 6000 W/cm2 [2]. (c) Data center energy use in the U.S. doubled in 
five years, with an extremely large proportion devoted to cooling. (d) Approximate 
breakdown of total power used by digital electronics in the US, where data is 
available [1, 6, 7]. 
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2. Energy Dissipation in Nanoscale Circuits 
 Energy and power dissipation in nanoscale digital circuits is often described in the context of inverter activ-
ity, as shown in Fig. 2. Three components have been traditionally identified for digital power consumption: dy-
namic power used during switching for charging and discharging the inverter load, sub-threshold leakage power, 
and short-circuit power [9]: 
 2L DD leak DD SCP C V f I V Pα= + +         (1) 
where α is the activity factor, CL is the load capacitance, f is the clock frequency and Ileak is the sub-threshold 
leakage current [10]. The short-circuit power is typically the smallest for well-designed circuits with equal rise 
and fall times [9, 11]. The leakage component, however, is a strong function of temperature T, and therefore im-
plicitly dependent on the total power dissipated. Moreover, leakage current also scales exponentially with the 
voltage overdrive (VGS – VT) and is very sensitive to changes in threshold voltage: 
 ( )
2
1 exp 1 expGS T DSBleak eff OX
eff B B
V V Vk TWI C m
L q m k T q k T q
µ
      −
= − − −     
      
   (2) 
where μeff is the effective mobility, COX the gate oxide capacitance, W and Leff the effective channel width and 
length, T the absolute temperature, VDS the drain voltage, VGS the gate voltage, VT the threshold voltage, and m 
the subthreshold body factor [11]. With (down)scaling of technology dimensions and voltage, the role of sub-
threshold leakage has become increasingly important, as shown by the trends in Fig. 2b and 2c. This is due to a 
reduction in supply voltage VDD without the ability to properly scale the threshold voltage, in addition to short-
channel phenomena like Drain Induced Barrier Lowering (DIBL) [9]. 
 An interesting trade-off becomes apparent if we compare the energy (rather than the power) dissipated by a 
simple digital circuit like an inverter chain, as shown in Fig. 2b, here for a 130 nm technology with threshold 
voltage VT = 0.4 V. Energy per operation is the more important metric for applications that are limited by battery 
life, such as mobile or medical devices. The dynamic energy, like the dynamic power, scales quadratically with 
the supply voltage VDD. However, the leakage energy (Eleak = IleakVDDtd) rises sharply as the supply voltage is re-
duced because the circuit delay (td) increases in sub-threshold (VDD ≤ VT) operation. This raises an interesting 
point: for applications that are not concerned with maximum performance, the energy-optimal operation occurs 
in the sub-VT regime for a given CMOS technology, as shown in Fig. 2b [10, 11]. 
 In applications that do seek optimal performance (such as desktop or server CPUs), leakage power dissipa-
tion has also become significant, as illustrated in Fig. 2c. Particularly with respect to nanoscale devices with pi-
cosecond switching delays, Eq. (2) above merits a closer look, upon which several of its shortcomings become 
 
Fig. 2: Power and energy dissipation in digital logic. (a) Schematic of basic inverter. When the load capacitance CL is dis-
charged, its energy is dissipated in the drain of the N-FET as dynamic power (~ fCLVDD2). (b) Energy consumed per operation 
(a single clock period) by a 50-inverter chain displays a minimum with respect to supply voltage scaling [10, 11]. (c) Scaling 
of dynamic and leakage power density with CMOS technology [4]. In modern CPUs total power dissipation via leakage can 
be equal to or greater than the dynamic (active) switching power. Lines show scaling trends. 
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evident. First, the expression was derived for 3-dimensional diffusive transport across an energy barrier whereas 
most nanoscale devices are 1- or 2-dimensional (the leakage current of a carbon nanotube transistor was recently 
derived in Ref. [12]). Second, leakage is strongly dependent on temperature, yet this itself is highly unsteady 
during transient digital switching. Typical electrical transients and inverter delays are of the order 1-10 ps, whe-
reas device thermal time constants are ~10 ns [13, 14]. Which temperature is used in computing the leakage cur-
rent is an important choice, and using an average “junction temperature” as is often done [15] can lead to signif-
icant over- or under-estimates of the total leakage. Third, even if the thermal transients are properly accounted 
for in evaluating leakage during digital operation, the notion of temperature itself may need to be reconsidered 
when switching approaches the time scales of electron-phonon and phonon-phonon collisions (0.1-10 ps), lead-
ing to non-equilibrium conditions. Electrons scatter strongly with optical phonons (OP) in all materials and de-
vices under consideration, and OP lifetimes are themselves of the order 1-10 ps [16-20]. Optical phonons range 
from approximately 35 meV in Ge and GaAs, to 60 meV in silicon, and nearly 200 meV in carbon nanotubes 
and graphene [21], and hence the absorption of a single OP can lead to enough additional energy to immediately 
surpass the potential barrier in a MOSFET-like device (Fig. 3c). Recent results have also shown significant in-
crease in band-to-band tunneling currents in carbon nanotubes due to optical phonon absorption [22]. As will be 
seen below, it is apparent that our present-day understanding and modeling of power dissipation in nanoscale 
circuits falls short of the recent advances made in nanoscale devices. This remains an area where significant 
progress remains to be made. 
3. Energy Dissipation in Nanoscale Devices 
3.1 Diffusive, Ballistic, and Contacts 
 The most elementary approach for estimating the power dissipation of an electronic device is to express it 
as the product of the current passing through and the voltage drop across it: 
 2DP I V I R= × = .            (3) 
This is the classical expression for a device under diffusive transport (subscript D), and the voltage drop ex-
cludes the device contacts (Fig. 3a). Hence, this equation must be applied with care in describing the power dis-
sipated in a structure with relatively large contact resistance (RC), e.g. a carbon nanotube or molecular device. 
The intrinsic device resistance also excludes the quantum contact resistance R0 = h/(Mq2) ≈ 25.8/M kΩ, where q 
is the elementary charge, h is Planck’s constant and M is the number of modes for electrical transport (e.g., M = 
4 for single-wall carbon nanotubes, accounting for band degeneracy and spin) [23-26]. In large classical devices 
this can be ignored, as the presence of many transport modes ensures that R0 is extremely small. 
 The expression above will overestimate the total power dissipated in a quasi-ballistic device, i.e. one with 
dimensions comparable to or shorter than the inelastic scattering length [27, 28], as schematically shown in Fig. 
3b. In this case, carriers gain energy comparable to the applied voltage (E ~ qV) but do not undergo enough in-
elastic scattering events to equilibrate and dissipate it to the lattice by the time they exit. In order to estimate dis-
sipation in quasi-ballistic devices (subscript QB), we introduce the inelastic mean free path (MFP) λOP, typical 
for carrier scattering with high-energy optical phonons (ℏωOP): 
 
0
OP
QB
OP
L VP
q L R
ω
λ
 
=  + 

        (4) 
where R0 is the quantum of electrical resistance defined above, λOP = L(ℏωOP/qV) + λ0, and λ0 is the spontaneous 
OP emission MFP for carriers with energy E > ℏωOP [29, 30] (for example, λ0 ≈ 15d for a carbon nanotube with 
diameter d [31]). Here it is assumed that the current flowing through the device is limited by the inelastic scat-
tering length, I = (V/R0)λOP/(L+λOP) and that a carrier undergoes approximately L/λOP inelastic collisions within 
the device, each time losing an energy ℏωOP to the lattice. In addition, the carrier is assumed to relax to the bot-
tom of its band immediately after the inelastic phonon emission event (Fig. 3b). Near the limit of zero tempera-
ture, an even sharper onset of power dissipation is expected, as soon as the applied voltage is large enough for 
carriers to emit a single phonon, V ≥ ℏωOP/q, as shown for molecular junctions [32-35]. The expression above 
recovers the correct limit of power dissipation within a device in the ballistic limit (P → 0 as L ≪ λOP), although 
a more careful examination reveals that the scattering length itself depends on the phonon occupation and tem-
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perature at sufficiently high power levels. In this 
case, the electrical-thermal dissipation must be self-
consistently solved, as in Refs. [30, 36]. Moreover, 
in quasi-ballistic transport hot electrons (holes) es-
cape through the contact at higher (lower) voltage 
and a significant portion of the total power is dissi-
pated there instead [37]. This is interpreted as the 
difference between the input power and the power 
dissipated within the quasi-ballistic device (PD-PQB 
above). 
 A third example concerns heat dissipation dur-
ing thermionic or tunneling transport across mesos-
copic energy barriers, which are often encountered 
in transistors, diodes, heterojunctions and device 
contacts (Fig. 3c). Such dissipative transport does 
not lend itself to a simple, analytic interpretation, 
but it has been examined with the non-equilibrium 
Green’s functions (NEGF) approach [27, 38], by 
Monte Carlo simulations [39], and the scattering 
matrix method [40]. A key feature of dissipation 
near barriers is the role of the energy barrier as a 
filter of the carrier distribution function, as sche-
matically shown in Fig. 3c. Carriers with higher 
energy have a greater transmission probability (ei-
ther thermionic or tunneling) across the barrier, 
leading to a “cooler” carrier distribution to the left 
(uphill) of the barrier, and a “hotter” distribution to 
the right (downhill). This results in an effective 
cooling (negative heat dissipation) to the left, and heating of the lattice (positive heat dissipation) to the right of 
the barrier. This effect depends not only on the barrier shape and height, but also on the direction of the current 
flow. In addition, such asymmetric heating can also be observed at metal-semiconductor contacts [41, 42], at 
contact energy barriers between dissimilar semiconductors [43-45], and even at more subtle transitions between 
regions with different density of states (DOS). The latter is a thermoelectric effect recently observed in transport 
between monolayer and bilayer graphene [46] and is a result of hot carriers diffusing from regions of lower to 
higher DOS in order to maximize the entropy (also equivalent to the classical effect of a gas that cools as it ex-
pands). 
3.2 Spatial Distribution of Energy Dissipation 
 Returning in more detail to the case of diffusive transport (dimension L ≫ inelastic MFP), more sophisti-
cated methods are needed to compute the spatial distribution of power dissipation, rather than the simple 
lumped result of Eq. 3. This is most often given by the drift-diffusion approach [47-50]:  
  ( )( 3 )V G BP R G E k T= ⋅ + − +J E        (5) 
where J is the current density, E the electric field, (R-G) is the net non-radiative recombination rate (recombina-
tion minus generation), EG is the semiconductor band gap and T is the lattice temperature. The factor 3kBT arises 
if the average energy of an electron (hole) above (below) the conduction (valence) band is ~3/2kBT. The result 
above is typically implemented as a finite-element simulation on a device grid. Note the notation of PV (power 
density per unit volume, i.e. W/m3) vs. Eq. 3 above (total power in Watts). The total power dissipated can be re-
covered by integrating Eq. 5 over the device volume. The first term represents the Joule heating rate which is 
usually positive (power generation) as charge carriers move along the band structure under the influence of the 
electric field, giving up energy to the lattice. This equation may include higher order terms accounting for carri-
er drift along a temperature gradient or across a discontinuity in the band structure [43, 48]. 
 
Fig. 3. Schematic band diagrams and energy dissipation in (a) 
device under diffusive transport (L ≫ λOP, qV ≫ ℏωOP), (b) qu-
asi-ballistic device (L ~ λOP, qV ~ ℏωOP), and (c) near an ener-
gy barrier. The barrier acts as an energy filter, resulting in lat-
tice cooling to its left, and heating to its right (Peltier effect) 
[44, 45]. All cases assume a constant electric field. 
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 Unfortunately, this field-dependent method does not account for the microscopic nature of heat generation 
near a strongly peaked electric field region, such as in the drain of the transistor. Although electrons gain most 
of their energy at the location of the peak field, they travel several mean free paths before releasing it to the lat-
tice, in decrements of (at most) the optical phonon energy. In silicon, the optical phonon energy is ħωOP ≈ 60 
meV and in carbon nanotubes or graphene it is approximately three times greater. Typical inelastic scattering 
mean free paths in both silicon and carbon nanostructures are of the order λOP ≈ 10-50 nm [31]. The full electron 
energy relaxation length is thus even longer, i.e. several inelastic mean free paths. This is illustrated near a 20 
nm wide energy barrier in silicon in Fig. 4, where the drift-diffusion approach cannot capture the delocalized na-
ture of the power dissipation region. 
 An improvement is provided by the hydrodynamic approach, which introduces the electron temperature 
(Te) and an average electron energy relaxation time (τe-L) [48]:  
 
( ) 33 ( ) ( )
2 2
B e L B
V G e L
e L
k n T T kP R G E T T
τ −
−  = + − + +  
    (6) 
where n is the electron density and L denotes the lattice. The equation here is written for electrons as majority 
carriers, but the holes can be treated similarly. Unlike the drift-diffusion model, this approach is better suited for 
capturing transport near highly peaked electric fields. However, this suffers from the simplification of a single 
averaged carrier temperature and relaxation time, as scattering rates are strongly energy dependent [51]. Neither 
method gives information regarding the frequencies and wave vectors of phonons emitted. Such details are im-
portant because the emitted phonons have different velocities and widely varying contributions to heat trans-
port [52-55] and device heating [56, 57]. 
 The mechanism by which lattice self-heating occurs is that of electron scattering with phonons, and there-
fore a model which deliberately incorporates all scattering events will also capture such energy dissipation de-
tails. Thus, the Monte Carlo (MC) method [59] originally developed for studying hot electron effects [60], is al-
so well-suited for computing a detailed picture of energy dissipation. This was the approach adopted in Refs. 
[58, 61-64], where power dissipation was computed as a sum of all phonon emission minus all phonon absorp-
tion events: 
 ( )V ems abs
sim
nP
N t
ω ω= −
∆ ∑           (7) 
 
Fig. 4. Computed spatial and phonon-resolved power dissipation in silicon. (a) Conduction band diagram of a 20 nm wide 
energy barrier and (b) non-localized power dissipation near it. Dashed lines represent optical (upper) and acoustic (lower) 
phonon emission computed with a Monte Carlo approach [51]. (c) Phonon dispersion in silicon and (d) corresponding pho-
non generation spectrum from Joule heating. Transverse modes are dashed lines, longitudinal modes are solid lines [58]. 
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where n is the real-space carrier density, Nsim is the number of simulated particles (e.g. 10,000 simulated par-
ticles could be used to describe 1019 cm-3 real-space concentration) and Δt is the time. This approach has been 
used to investigate phonon emission as a function of frequency and mode in silicon, as well as to study heat 
generation near a strongly peaked electric field in a realistic device geometry. Fig. 4b shows the comparison be-
tween a classical drift-diffusion calculation and that of the MC result. The former tends to overestimate the peak 
heat generation rate and predicts a narrower heat generation region, which follows the shape of the electric field. 
The MC method suggests a broader heat generation domain extending inside the device drain, and limited by the 
electron-phonon scattering rate there. 
 The Monte Carlo approach also shows that heat generation in silicon is not evenly divided among phonon 
modes, but that acoustic phonon modes receive approximately 1/3 and optical phonons 2/3 of the energy dissi-
pated, as shown in Fig. 4d. More specifically, the longitudinal optical (LO) g-type phonon is responsible for ap-
proximately 60% of the total energy dissipation [58]. Optical phonons have group velocities below 1000 m/s, 
and are thus much slower than the Brillouin zone center acoustic phonons typically responsible for heat trans-
port in silicon (group velocity 5000-9000 m/s). This non-equilibrium phonon generation can lead to an energy 
transfer bottleneck [56]. In other words, a significant non-equilibrium phonon population may build up, particu-
larly for the g-type LO mode. The generation rates for the other phonon modes are either smaller or their density 
of states (DOS) is larger (the DOS is proportional to the square of the phonon wave vector, which is largest at 
the edge of the Brillouin zone) and non-equilibrium effects are less significant. 
 The self-consistent study of Rowlette and Goodson [61] built on previous work by Pop [58] and Sinha [62], 
and coupled the Monte Carlo method for electron transport with a Boltzmann transport equation (BTE) ap-
proach for phonon transport. Rowlette found that while extremely high heat generation densities do exist in 
modern silicon devices (>1012 W/cm3), non-equilibrium hot phonon effects are strongly dependent on the pho-
non relaxation time. Available data points at an optical phonon lifetime τ ≈ 0.4-2 ps for optical phonons near the 
Brillouin zone center [18], but the phonons involved in electron scattering are the g- and f-type shown in Fig. 4c, 
for which no experimental lifetimes are available. The discrepancy between the LO phonon temperature com-
puted with the self-consistent vs. the classical approach can be as high as 250% in the device drain, near the lo-
cation of highest electric field [61]. However, the electron mobility is typically determined by the temperature 
and scattering mechanisms near the source of the channel in such quasi-ballistic devices [65], and does not ap-
pear to be strongly affected by the additional LO population. Nevertheless, device reliability may ultimately be 
affected by such hot phonons, as suggested by a recent experimental study [66]. 
4. Thermal Transport in Nanoscale Devices 
4.1 Steady-State Thermal Resistance 
 While the previous sections focused on power dissipation in nanoscale devices and circuits, this section and 
the subsequent ones shift our attention to heat transport in and thermal spreading from nanoscale devices and 
materials. At the simplest level, heat dissipation from a lumped electronic device can be quantified by measuring 
its thermal resistance (RTH) to the environment. This yields an average temperature rise of the device as: 
  THT PR∆ =           (8) 
where P is the power (heat) dissipated in Watts. Note this is extremely similar to the electrical Ohm’s law (ΔV = 
IR), with temperature taking the role of voltage and power having the role of electric current flow. For instance, 
the thermal resistance to heat flow across a layer of thickness t and cross-sectional area A is written analogously 
to its electrical resistance, as RTH = t/(kA), where k is the material thermal conductivity. As with the electrical 
conductance (resistance) quantum, there also exists an equivalent ballistic quantum of thermal conductance, 
which is directly proportional to absolute temperature, G0 = π2kB2T/(3h) or approximately 0.28 nW/K near 300 K 
[84, 85]. By comparison, the thermal conductance of an individual single-wall carbon nanotube at room temper-
ature has been measured to be 2.4 nW/K [80]. 
 In practice, nanoscale and semiconductor devices take more varied shapes (Fig. 5), have many modes 
available for thermal transport, and interfaces or 3-dimensional heat spreading make their analysis more diffi-
cult. The thermal resistance of many semiconductor devices has been measured through noise thermometry [67], 
gate electrode electrical resistance thermometry [73, 76], pulsed voltage measurements [13, 69], or an AC con-
E. Pop Nano Research 3, 147 (2010) 8 
 
ductance method [14, 70, 72, 74]. Fig. 5a presents a summary of such experimental data produced in the litera-
ture over the past nearly two decades, covering a wide range of device dimensions and technologies. A clear 
trend emerges, showing that device thermal resistance increases as a power law with reduced device dimensions, 
and is reaching values well above 105 K/W for device dimensions below 100 nm. Carbon nanotube devices 
present a particularly interesting case, showing relatively high thermal resistance. This is due partly because 
they are usually measured on a relatively thick SiO2 layer (50-300 nm), partly because of their much smaller 
“footprint” area (CNT diameter d ≪ any other typical device widths W), and partly due to the thermal resistance 
at the CNT-SiO2 interface [30, 78, 86, 87]. In other words, it is clear that both geometry, thermal conductivity of 
materials, and the thermal resistance of material interfaces play a significant role in determining the thermal im-
pedance of a nanoscale device. 
 To understand the scaling displayed in Fig. 5a, consider the simplest case of a circular device with diameter 
D on the surface of a silicon wafer (of thickness ≫ D). Its thermal resistance will scale as RTH = 1/(2kSiD) as that 
of the spreading electrical resistance from a single circular contact [88]. This can be extended to a rectangular 
heat source (width W, length L) by replacing D ≈  (LW)1/2 and including additional 3-dimensional heat spreading 
shape factors [71, 73]. This case is illustrated in Fig. 5b, along with that of a cylindrical device (e.g. nanotube, 
nanowire). Several online tools are also available for quick, web-based spreading resistance calculations for var-
ious shapes and substrates [89]. Many other models of varying sophistication have been published, all of which 
reveal various inverse length and width dependencies [68, 73, 75, 76]. Naturally, the choice of such a model in 
practice depends on its complexity, and on the specific geometry of the device. Care must also be taken with the 
limiting cases W ≫ tox (1-dimensional heat flow through underlying oxide) as opposed to d or W ≪ tox (3-
dimensional spreading into oxide), the latter being the case for all nanotube, nanowire, and even graphene nano-
ribbon data [90] typically available. Finally, the thermal boundary resistance (TBR) at the interfaces between the 
devices and its environment can also be a limiting factor, as is the case with nanotubes [30, 91], phase-change 
memory devices [92, 93], and to some extent graphene transistors [94, 95]. The TBR in the latter case is approx-
imately equivalent to the thermal resistance of 20-50 nm SiO2 at room temperature, and of relatively little con-
tribution to the commonly used graphene samples on 300 nm SiO2. However, to estimate heat dissipation from 
graphene with thinner dielectrics, the TBR must be included in series with the additional material thermal resis-
 
Fig. 5: (a) Measured thermal resistance of individual devices [13, 14, 30, 67-78]. Thermal resistance generally scales inversely 
with device size L and substrate thermal conductivity k. (b) Simple thermal models for rectangular (assuming W ≫ tox) and 
cylindrical devices (assuming d ≪ tox) [30, 73, 76]. (c) Thermal conductivities at room temperature. Approximate ranges are 
given by grain boundary or impurity scattering, and by defects or wall number for carbon nanotubes (CNT) [79-81]. (d) 
Thermal conductivity data along thin films and nanowires (NW), showing strong decrease with nanowire diameter or film 
thickness due to phonon-boundary scattering [82, 83]. Dashed lines are simple models for Si and Ge. 
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tances in Fig. 5b, at the interface between the device and its adjacent dielectric. More discussion on the TBR is 
provided in Section 7. 
4.2 Transient Heat Conduction 
The thermal resistance models mentioned above are sufficient for evaluating the steady-state behavior of 
nanoscale devices, relevant during I-V characterization, analog operation, or to estimate the average temperature 
rise owed to device leakage. However, an understanding of transient heat conduction is necessary for short dura-
tion pulsed operation, such as during digital switching [9] or electrostatic discharge (ESD) events [96]. 
To first order, the temperature rise of a pulse-heated volume can be obtained from the energy of the heating 
pulse (E) and the heat capacity (C) of the volume (V) being heated: 
  ( ) pp
PtET t
CV CV
∆ ≈ =          (9) 
where tp is the pulse duration and P is its power. For instance, during digital operation the duration of an inverter 
switching event is approximately tp ≈ 50-100 ps, which is significantly shorter than the thermal time constant of 
most modern devices, τ ≈ 10-100 ns [97]. This is near the “adiabatic limit,” where the device can be thermally 
decoupled from its environment. In other words, while the device is ON there is little spread of the heated vo-
lume outside the area where the actual heating takes place (here, the channel and drain of the transistor). 
The approximation above only holds for heating pulses that are short enough not to cause any significant 
heating outside the device volume. For a pulse of duration tp the temperature spread extends approximately 
1/2( )ptπα  outside the directly heated device volume [98], where α = k/C is the heat diffusion coefficient and k is 
the thermal conductivity (Fig. 5c). For heating pulses of tp = 50 ps this distance is of the order ~100 nm into sili-
con or germanium, and ~10 nm into adjacent SiO2 layers (like the top passivation layer, or the buried oxide be-
low silicon-on-insulator, i.e. SOI technology). For longer heating pulses tp ≫ 50 ps or device dimensions D < 
100 nm, we must take into account both the energy stored as temperature rise within the device and that in the 
surrounding dielectric (the heated volume of which expands as ~tp1/2). In this case we can estimate [15, 99]: 
  ( ) ( )2p pPT t tCV τ τ∆ ≈ −         (10) 
where pt τ>  and 
2 / 4Dτ πα=  is the time constant associated with the minimum device dimension D. The 
expression above assumes the same heat capacity for both the device and its surrounding dielectric, which is a 
good approximation for Si and SiO2 near room temperature (Csi ≈ Cox ≈ 1.7 Jcm-3K-1). Typical estimates of the 
temperature rise during digital switching have shown this dynamic value does not exceed a few degrees (e.g., 5 
K) for sub-micron device technologies [14, 97]. However, the exact value for devices in the 10 nm range is un-
known, and will be highly dependent on the ultimate choice of device geometry, materials and interfaces. 
For longer time scales, comparable to or larger than the device thermal time constants, several models have 
been proposed [71, 75, 93, 99, 100]. These bridge the time range from the adiabatic limit to the steady-state op-
eration of a device, and are typically based on a Green’s functions solution of the heat diffusion equation. This 
approach is faster and offers more physical insight than solutions based on finite-element (FE) solvers. The dis-
advantage of such methods vs. the FE approach is their applicability to only a limited range of geometries, like 
heated sphere, infinite cylinder or rectangular parallelepiped, not taking into account the full geometry and di-
verse materials making up a modern semiconductor device. 
Finally, for time scales or power pulses longer than the thermal diffusion time through the silicon wafer 
backside (~0.3 ms assuming a 500 μm thick wafer) the problem returns to a simpler one of steady-state tempera-
ture rise. This was the case described in Section 4.1, and the temperature rise can be again obtained simply as a 
product of the (constant) power input and that of the overall thermal resistance, ΔT = PRth. 
E. Pop Nano Research 3, 147 (2010) 10 
 
5. Energy Transport in Nanotubes, Graphene, and Nanowires 
5.1 Carbon Nanotubes and Graphene 
 Carbon nanotubes (CNTs) and more recently graphene have emerged as new materials for electronics [101, 
104, 105]. Graphene is a monolayer of graphite, a single sheet of hexagonally-arranged carbon atoms (Fig. 6a), 
first isolated five years ago [106]. Carbon nanotubes are cylindrical molecules with diameters ~1-3 nm, essen-
tially “rolled-up” graphene obtained from chemical reactions [107]. Both materials have generated considerable 
interest because they demonstrate high mobility, thermal conductivity, and (particularly for graphene) potential 
for integration with planar CMOS. Their excellent electrical and thermal properties make them especially attrac-
tive for energy efficient nanoelectronics. From this point of view, compared to traditional silicon, devices based 
on carbon nanomaterials benefit from: 
 (1) Symmetric energy bands (Fig. 6b) and equal electron/hole mobility, both 10-100x higher than silicon 
[108, 109], indicating less scattering and lower power dissipation. 
 (2) Strong sp2 bonds leading to thermal conductivity ~10-20x higher than silicon, 5-10x higher than copper, 
and comparable to that of isotopically pure diamond [80, 81, 110]. 
 (3) Optical phonon energy 3x higher than in silicon (~180 meV vs. ~60 meV, Fig. 6c), suggesting they are 
less occupied and less likely to scatter electrons at low fields and near room temperature [30]. 
 Energy dissipation in CNTs and graphene occurs when electric fields accelerate charge carriers (electrons 
or holes), which then scatter with lattice phonons. It has been generally assumed that the strongest high-field re-
laxation mechanism is that with optical phonons (OP), which have high energy ℏωOP ≈ 160-200 meV [111-115]. 
For instance, heating and scattering with hot OPs is responsible for negative differential conductance observed 
in suspended CNTs [36, 116-118], as shown in Fig. 7d. For substrate-supported CNTs, theoretical work has 
suggested that energy dissipation could also occur directly with “remote” polar surface-optical (SO) phonon 
modes in the substrate, bypassing heating of the CNT [119, 120] (Fig. 7b). For example, the lowest SO phonons 
of several substrates have energies of approximately ℏωSO ≈ 48 meV for Al2O3, 56 meV for SiO2, and 81 meV 
for AlN [55]. These are significantly lower than the CNT optical phonons, and may allow the device to directly 
dissipate part of its energy into the nearby insulator. A similar result has also been predicted for graphene on in-
sulators like SiO2 or HfO2 [121], and has been well-known in silicon inversion layers with high-K dielectrics 
[55, 122]. However, evidence of direct energy dissipation with substrate phonons is presently lacking, perhaps 
in large part due to the expected exponential dependence of electron-SO coupling on the CNT-substrate distance 
[120]. Thus, surface roughness, which for CNTs and graphene can be of the order of the device “thickness,” or 
adsorbed water and impurities could significantly mask the electron-SO coupling. Nevertheless, a few studies do 
reveal phonon non-equilibrium in CNTs [91] and a reduction of mobility in graphene [109, 123] which have 
been attributed to scattering with substrate SO phonons. Interestingly, although not yet confirmed, a trade-off 
appears to exist between the SO scattering effect on mobility and power dissipation. Soft, low-energy SO pho-
 
Fig. 6. (a) Lattice structure of graphene (top) and carbon nanotubes (bottom) [101]. (b) Energy dispersion in graphene. 
Right: energy bands close to Dirac point show linear dispersion [102]. (c) Phonon dispersion in graphene [103], showing 
optical phonon energy much greater than in silicon. 
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nons would limit mobility, but at the same time enhance direct CNT cooling with the substrate. 
 More can be understood about energy dissipation and transport in 1-dimensional CNT and graphene devic-
es by measuring their temperature during Joule heating by electrical current flow. Assuming a uniform heating 
rate per unit length P/L ≈ I 2(R-RC)/L where R is the total electrical resistance and RC is the combined electrical 
resistance of the two contacts, the temperature profile T(x) of a substrate-supported metallic CNT (Fig. 7b) can 
be analytically obtained as [30, 87]: 
 0
cosh( / )( ) 1
cosh( / 2 )
H
H
x LPT x T
gL L L
 
= + − 
 
       (11) 
for -L/2 < x < L/2, where T0 is the temperature of the contacts at the two ends, LH = (kA/g)1/2 ≈ 0.2 μm is the cha-
racteristic thermal length along the CNT [124], k is the thermal conductivity, and g is the net heat dissipated to 
the substrate per unit length. In practice, a direct measurement of this temperature profile is very challenging 
due to the small CNT diameter. However, a scanning thermal microscopy technique (SThM) was recently dem-
onstrated [87], showing agreement with the “flattened” temperature profile sketched in Fig. 7b and obtained 
when the CNT length is much longer than the characteristic thermal length (L ≫ LH). The drawbacks of SThM 
on CNTs are a relatively large uncertainty in its calibration and in the temperature values obtained. 
 Another measurement technique that can be applied to suspended CNTs uses the temperature dependence 
of the Raman-active phonon G-bands [91, 125, 126]. The temperature profile of the freely suspended metallic 
CNT (Fig. 7c) is a simple inverted parabola expressed as [36]: 
  
2
2
0( ) 2 2
P LT x T x
kAL
  = + −  
   
       (12) 
 
Fig. 7. Energy dissipation in substrate-supported and freely suspended metallic CNTs. (a) SEM image of a single CNT that is 
part suspended and part supported [36]. Schematic energy dissipation in (b) supported and (c) suspended CNTs. Red arrows 
show direction of heat flow. In supported CNT electrons scatter with device OPs, which then couple with the substrate. Elec-
trons may also dissipate energy directly to SOs of the substrate [120]. (d) Measured data (symbols) and model (lines) of the 
CNT segments in (a). (e) Excellent agreement between data and model up to breakdown for another substrate-supported 
CNT (L = 3 μm) [30]. Inset shows temperature profile along CNT at applied voltages from 3-15 V, in 3 V increments. 
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where again -L/2 < x < L/2 and T0 is the temperature of the contacts at the two ends, and the power dissipation is 
assumed uniform along the CNT length. Analytic expressions for this temperature profile can also be obtained 
for a few cases of temperature-dependent thermal conductivity k [127]. The Raman-thermometry technique has 
directly measured this steeply varying temperature profile in suspended CNTs [125], and has confirmed the 
phonon non-equilibrium between optical and acoustic modes previously suggested on the basis of electrical cha-
racteristics alone (Fig. 7d) [36]. In the same study [125], the authors also provided direct measurement of un-
even thermal contact resistance between CNTs and their metal electrodes, with Rth,L ≈ 8 × 107 K/W (left elec-
trode) and Rth,R ≈ 107 K/W (right electrode) for the particular CNT under study. These are consistent with other 
estimates based on SThM (1.4–13.8 × 107 K/W) [87] and breakdown thermometry (~1.2 × 107 K/W) [86], but 
provide insight into the uneven quality of the two thermal contacts. The drawbacks of the Raman thermometry 
approach are its applicability to only those few CNTs resonant with the laser energy, and the relatively larger 
lateral resolution (~0.5 μm) compared to the SThM approach. 
 A third approach for substrate-supported CNTs can be referred to as “breakdown thermometry” and relies 
on measuring the CNT current at high voltage, including the Joule breakdown power. The voltage is gradually 
raised until the CNT breaks (Fig. 7e), while its I-V curve and breakdown power are compared to a transport 
model which includes heat dissipation. This was the approach adopted by Maune [78] and Pop [30, 86]. The 
breakdown temperature of CNTs is known to be approximately TBD ≈ 600 oC in air [128] and correlating it with 
the dissipated power yields the thermal coupling between CNT and substrate. This quantity is often given as a 
thermal conductance per CNT length, g in Wm-1K-1 (Eq. 11 above). The three approaches have yielded some-
what different values of CNT-SiO2 thermal coupling, with SThM suggesting g ≈ 0.007-0.06 Wm-1K-1 [87], Ra-
man thermometry yielding 0.03-0.1 Wm-1K-1 [91], and breakdown studies giving 0.1-0.2 Wm-1K-1 [78, 86]. This 
discrepancy is not yet resolved, because the electronic contribution to thermal coupling, if any, has not yet been 
isolated (Fig. 7b), and the various measurements were made on CNTs with different diameter, substrate surface 
roughness and ambient temperatures. For instance, breakdown thermometry yields the thermal coupling at the 
elevated breakdown temperatures, closer to 600 oC (although the average CNT temperature is lower). Moreover, 
it is relevant to point out that such nanoscale thermal coupling will be strongly dependent on the CNT diameter 
and substrate surface roughness of the measured samples, as recently revealed by molecular dynamics (MD) si-
mulations [129]. The dissipation will also depend on the substrate material itself (e.g. quartz vs. SiO2) as the 
phonon dispersion, surface optical phonons, and interface bonding between CNTs and substrate are expected to 
change. Such studies remain to be investigated. 
5.2 Nanowires 
 Unlike carbon nanotubes, nanowires are not truly 1-dimensional structures. Rather, they can be thought of 
as shrunken 3-dimensional rods which exhibit 1-dimensional features (e.g. energy sub-bands) when their diame-
ters are brought to sizes comparable to the electron or phonon wavelength (~5-10 nm). In addition, nanowire 
surfaces are typically very good electron and phonon scatterers, such that nanowire mobility and thermal con-
ductivity are universally lower than the bulk mobility or thermal conductivity of the same material (Fig. 5c-d 
and Fig. 8). For instance, the electrical resistivity of Cu interconnects with line widths below 100 nm increases 
by more than a factor of two from the bulk Cu resistivity [130], and the resistivity for line widths near 40 nm 
was shown to increase by at least a factor of four [131, 132] at room temperature. 
 The thermal conductivity of nanowires is similarly influenced by their surface. The thermal conductivity of 
bulk crystalline silicon is nearly 150 Wm-1K-1 at room temperature, which is reduced by one order of magnitude 
in nanowires with diameter below D ≈ 35 nm (Fig. 5d and Fig. 8a) [82]. In simple terms this can be understood 
if we express the thermal conductivity as 
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where Cω is the heat capacity per unit frequency mode, vω is the mode velocity, λ0 is the phonon mean free path 
(MFP) in the bulk material, Ni is the impurity concentration, and A1-3 are fitting parameters [133-136]. The term 
in parenthesis represents the various contributions to the phonon MFP, including classical boundary scattering 
which becomes the limiting term when the diameter D falls below the range of the bulk phonon MFP, λ0 ≈ 0.1–1 
μm [54]. Variations on the simple expression above have generally been successful in reproducing experimental 
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data on thermal conductivity of silicon nanowires [82] and thin films [83]. 
 A new twist on our understanding of thermal transport in surface-limited nanowires was presented by the 
recent results of Chen, Hochbaum [137, 138] and Boukai [139], who found that silicon nanowires of diameter D 
< 50 nm with very rough surfaces have thermal conductivity one hundred times lower than that of bulk crystal-
line silicon (Fig. 8b). This approaches the thermal conductivity of amorphous silicon, and cannot be understood 
on the basis of classical boundary scattering alone (the 1/D term in Eq. 13). To explain it, Martin et al [136] pro-
posed an additional scattering term which relies on a description of the surface through a roughness height Δ and 
autocovariance length L (Fig. 8c). This accounts for the fact that phonons “see” the rough nanowire as a series 
of constrictions along their propagation direction. Unlike classical boundary scattering, the roughness scattering 
rate is strongly frequency dependent (~ω2), with little impact on long-wavelength phonons. Using a full phonon 
dispersion for silicon, Martin et al [136] found an approximately quadratic dependence of nanowire thermal 
conductivity on diameter and roughness as (D/Δ)2. While the exact surface roughness in the experiments is diffi-
cult to measure, it appears that the augmented model does predict a very strong role for it, particularly for small-
er diameter nanowires (Fig. 8b,c). If the electrical conductivity can be preserved, arrays of such nanostructures 
could form efficient thermoelectric devices, a domain of ongoing investigations. 
6. Thermal Rectification 
 In addition to impeding or enhancing electrical and thermal transport, nanoscale structuring could also be 
used to introduce thermal flow asymmetry. This is the thermal equivalent of the electrical p-n diode, a two-
terminal device that achieves greater heat flux in one direction than another, e.g. QBA > QAB for the same temper-
ature difference ΔT, where A and B are its two terminals (Fig. 9) [140]. Thus, we can define the rectification ra-
tio γ = QBA/QAB > 1 which will be referred to below. In the context of electronics and systems, thermal rectifiers 
could enable processing thermal flow independently from electron current, or the possibility of phononic devic-
es and thermal logic [141]. In the context of heat engines or buildings, such thermal rectifiers could act as ener-
gy harvesting materials, exploiting naturally occurring temperature gradients with the environment. 
 A certain amount of thermal rectification can be achieved between two bulk materials with strongly differ-
ent thermal conductivity dependence on temperature [142]. This is in fact a classical Fourier law effect, first ob-
served in the 1970s [143, 144] and recently reexamined by Dames [142] and Kobayashi et al [145]. As shown in 
Fig. 9a, the two sides of the junction require two materials with strongly decreasing (A) and increasing (B) tem-
perature dependence of thermal conductivity. When B is the “hot” and A is the “cold” terminal (ΔT = TB – TA), 
both materials are in a region of high thermal conductivity, and heat flows more easily from B to A (top, wider 
arrow in Fig. 9a). When the terminals are reversed (ΔT = TA – TB), both materials are in a region of lower ther-
mal conductivity, and heat flow is impeded between A and B (bottom, thinner arrow). This leads to an asymme-
tric heat flux, QBA > QAB for the same temperature difference ΔT. Such thermal rectification was recently ob-
 
Fig. 8. Measured (symbols) and modeled (lines) thermal conductivity of silicon nanowires (NWs) with various diameters 
D. (a) Thermal conductivity of smooth-surface NWs. Shaded areas correspond to surface roughness parameter Δ = 1-3 Å. 
(b) Thermal conductivity of rough-surface NWs. Shaded areas correspond to Δ = 3-3.25 nm. (c) Strong dependence of 
thermal conductivity on surface roughness Δ at room temperature. Inset shows schematic of nanowire cross-section. Ex-
perimental data from [82, 137], modeling described in [136]. 
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served by Kobayashi et al [145], who noted a heat 
flux ratio γ ≈ 1.43 between LaCoO3 and 
La0.7Sr0.3CoO3 in the temperature range 70–100 K. 
 Suggestions of nanostructures for thermal recti-
fication have only appeared in the past few years. 
Several theoretical proposals [146, 149] have been 
put forward, estimating thermal rectification as high 
as γ ≈ 100-1000 between two directions. Thermal 
rectification could be achieved through nanoscale 
structuring, e.g. inducing nano-indentations that pre-
ferentially scatter phonons [147], through geometric-
al heat “funneling” e.g. in the case of a carbon nano-
cone [146], or by asymmetric mass-loading [148], as 
illustrated in Fig. 9b-d. Most suggestions based on 
nanoscale thermal rectification have been purely 
theoretical, requiring engineering of coupling and 
layout between individual atoms, which are very dif-
ficult to achieve in practice. The only nanoscale 
thermal rectifier demonstrated to date at room tem-
perature [148] has shown thermal rectification ratio γ 
≈ 1.02–1.07. This device relied on suspended, sever-
al microns-long multi-wall carbon or boron nitride 
nanotubes that were unevenly mass-loaded with a 
much heavier molecular species, C9H16Pt (Fig. 9d). 
In this case, heat flow preference was from the high- 
to the low-mass regions of the loaded nanotube. 
Thermal rectification at very low-temperature (80 
mK) and high magnetic field (10 T) has also been 
demonstrated in single quantum dots, with heat flow 
asymmetry γ ≈ 1.11  [150]. Clearly, much work re-
mains to be done to achieve a practical, room-
temperature thermal diode with rectification up to 
theoretically-predicted (γ ≈ 100-1000) limits. 
7. Interfaces 
 Nanoscale 1- and 2-dimensional devices have very little “bulk” and thus their behavior is strongly domi-
nated by their interfaces in terms of energy transport and dissipation. This is particularly evident for thermal 
conductivity in nanowires, or thermal dissipation in nanotubes, as outlined above. While the experimental data 
and theoretical understanding of nanoscale device interfaces are just beginning to take shape, a wealth of expe-
rimental data exists for energy transport across interfaces between otherwise bulk solids. This is summarized in 
Fig. 10. The interface thermal conductance relates the heat flux Q crossing an interface to the temperature drop 
ΔT at the interface, Q = GΔT. Thermal interfaces are most often studied with pump-probe optical techniques 
such as time-domain thermoreflectance (TDTR), picosecond transient absorption [151-156], or the 3-omega me-
thod [157-161]. As summarized in Fig. 10, these studies have shown that the thermal conductance of bulk solid 
interfaces at room temperature spans a relatively limited range, but depends on composition of the interface at 
the level of a single molecular layer [162]. 
 The range of available thermal conductances at material interfaces appears to approach two limits. At the 
upper end, the best measured thermal interfaces are between metals with good intrinsic thermal properties, e.g. 
Al/Cu. Thermal transport across these interfaces appears to be mediated by electrons, and the phonon contribu-
tion is less than 10% [163]. The best metal-dielectric thermal interfaces occur between materials with similar 
Debye temperatures ΘD (such as highly annealed, epitaxial TiN on single crystal oxides [152]) and approach the 
limit of a phonon diffuse mismatch model (DMM) [164]. At the low end, a large Debye temperature mismatch 
 
Fig. 9. Thermal rectification concepts, the thermal equiva-
lent of a p-n diode. (a) Asymmetric heat flow can be 
achieved between two bulk materials with different temper-
ature dependence of thermal conductivity [142, 145]. Some 
proposed theoretical concepts rely on phonon filtering or 
bottlenecks induced by asymmetric geometry, e.g. (b) car-
bon nanocone [146] or (c) sawtooth nanowire [147]. (d) In 
practice, the only nanostructured thermal rectifier has been 
achieved with asymmetrically mass-loaded carbon (top) and 
boron nitride (bottom) nanotubes . The diode symbol illu-
strates the rectification direction [148]. 
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between the two materials is expected to lead to signifi-
cant thermal impedance, such as between Pb or Bi (ΘD 
~ 110 K) and diamond (ΘD ~ 2200 K) [153]. The 
Debye temperature is a typical figure of merit for the 
difference in vibrational spectrum and the phonon den-
sity of states between the two sides of the interface. 
With regards to Fig. 10 it is interesting to note the phys-
ical meaning of the thermal interface conductance by 
relating it to the equivalent thermal conductance of a 
dielectric layer with thickness d and thermal conductiv-
ity k, i.e. G = k/d. Thus, an interface with G = 10 
MWm-2K-1 is equivalent to the thermal impedance of a 
140 nm film of SiO2 (kox = 1.4 Wm-1K-1) and G = 100 
MWm-2K-1 is equivalent to the thermal impedance of 14 
nm of SiO2. This simple comparison also highlights the 
importance of such material interfaces in all nanometer 
scale devices and structures. 
 Among 1- or 2-dimensional conductors, some of 
the available data on interface thermal resistance for 
carbon nanotubes was already presented in Section 5.1, 
and data for the graphene/SiO2 thermal interface is 
shown in Fig. 10. In particular, given comparable 
Debye temperature of CNTs and graphene with di-
amond, one expects a significant vibrational mismatch 
between them and other materials with typically lower 
ΘD. To compare the data available for CNTs with that 
of other material interfaces, the range of thermal con-
ductance per unit length g ~ 0.007-0.2 Wm-1K-1 [78, 86, 
87, 91] can be converted to G ~ 4-100 MWm-2K-1 per 
unit area when normalized by a 2 nm CNT diameter, 
well within the range of the experimental data in Fig. 
10. In particular, given the large intrinsic thermal con-
ductivity of CNTs it appears that their thermal resis-
tance is nearly always dominated by their interface with 
the environment, both for solid [155] as well as liquid 
composites [154]. Nevertheless, little is yet known 
about how to engineer 1-dimensional interfaces be-
tween dissimilar materials such as CNTs and their di-
electric environments, and much work remains to be 
done in this area. 
8. Conclusions 
 Understanding and controlling energy dissipation and transport in nanostructures will continue to be an 
area of rapid improvement and discovery, with applications ranging from low-power electronics, to energy-
efficient data centers, and thermal energy harvesting. For instance, reducing power dissipation in electronics will 
impact a wide range of applications from mobile devices (10-3 W) to massive data centers (109 W). Such devel-
opments would also improve weight payloads for mobile electronics and medical instrumentation (fewer heavy 
batteries), and potentially exploit ubiquitous thermal gradients –from sources as varied as car engines, power 
plants, or even body-environment temperature differences– as supplies of electrical energy. 
 On a large scale, by simple estimates even a 2× more energy-efficient transistor could lower nation-wide 
power use by over 1010 W if implemented today, which is a significant percentage of our national power budget. 
Given that energy use by electronics is on a trend that could reach 30% of the national electricity consumption 
 
Fig. 10. Thermal conductance of various material inter-
faces, compiled from Refs. [95, 152, 153, 161, 163, 165, 
166]. The dashed upper line is a diffuse-mismatch model 
calculation of the TiN/MgO interface [152], the dashed 
lower line is the radiation limit for the Bi/H-diamond in-
terface [153]. The highest known conductance is at good 
metal interfaces (Al/Cu) where electrons dominate the 
thermal exchange [163]. The lowest known conductance 
is between materials with highly mismatched phonon 
modes and Debye temperatures (Bi/H-diamond) [153]. 
Compared to other properties of materials, the thermal 
conductance of solid material interfaces spans a relative-
ly modest range (~500x), and most interfaces fall be-
tween 10-100 MWm-2K-1 at room temperature. 
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by 2025, such progress is crucial to maintaining progress in a post-CMOS world, and has great environmental 
implications as well. In addition, just over half the world energy is wasted as heat (~1013 W), from nuclear pow-
er plants and factories, to car engines and the power bricks on our laptops. Efficiently reclaiming even a small 
percentage of such wasted heat would itself nearly satisfy the electricity needs of our planet. 
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